

## บรรณานุกรม

- [1] สมพร สุตินันท์โอกาส, “ทฤษฎีและตัวอย่างโจทย์ คณิตศาสตร์ดิจิทัล”, แมคกรอ-ชิล อินเตอร์เนชั่นแนล เอ็นเตอร์ไพร์ส, อิงค์, 2539
- [2] เอกชัย แสงอินทร์, “การทดสอบวงจรรวมขนาดใหญ่มาก (An Overview of Testing VLSI Chip)”, วารสารวิศวกรรมศาสตร์ มหาวิทยาลัยเชียงใหม่, Vol. 5, No. 2, Nov. 1995, pp. 95-104.
- [3] อุดม จินประดับ, สมคิด เรืองธนนะสกุล ไทย, “ทฤษฎีและตัวอย่างโจทย์ โครงสร้างข้อมูล”, แมคกรอ-ชิล อินเตอร์เนชั่นแนล เอ็นเตอร์ไพร์ส, อิงค์, 2540
- [4] Brugge, F., and Fujiwara, H., “A Neutral Netlist of 10 Combinational Benchmark Designs and a Special Translator in Fortran”, in Proc. Of the Int. Symp. on Circuit and Systems, June 1985
- [5] Brugge, F., Bryan, D., and Kozminski, K., “Combinational Profile of Sequential Benchmark Circuits”, in Proc. of the Int. Symp. on Circuit and Systems, May 1989, pp. 1929-1934.
- [6] Goel, P., "An Implicit Enumeration Algorithm to Generate Tests for Combination Logic Circuits", Fault-Tolerant Computing, 1995, Highlights from Twenty-Five Years., Twenty-Fifth International Symposium on , pp. 337.
- [7] Hamzaoglu, I., and Patel, J. H., "New techniques for deterministic test pattern generation", VLSI Test Symposium, 1998. Proceedings. 16th IEEE, 1998, pp. 446 –452.
- [8] Fujiwara, H., “Logic Testing and Design for Testability”, MIT Press Series in Computer System. Herb Schwetman, editor, 1985
- [9] Fujiwara, H., “FAN:A Fan-Oriented Test Pattern Generation Algorithm”, IEEE Proc. Int. Symp. Circuits and System, 1985, pp. 671-674.
- [10] Fujiwara, H., and Shimono, T., “ON THE ACCELERATION OF TEST GENERATION ALGORITHMS”, Fault-Tolerant Computing, 1995, Highlights from Twenty-Five Years., Twenty-Fifth International Symposium on , pp. 350.

- [11] Konijnenburg, M.H., van der Linden, J.Th.,and van de Goor, A.J., " Sequential Test Generation with Advanced Illegal State Search", Test Conference, 1997. Proceedings., International , 1997, pp. 733 -742.
- [12] Muehldorf, E. I., and Savker, A. D., "LSI Logic Testing - An Overview", IEEE Trans. on Computers, Vol. 30, No. 1, Jan. 1981, pp. 1-17.
- [13] Muth, P., "A Nine-Valued Circuit Model for Test Generation", IEEE Trans. on Computers, Vol. C-25, No. 6, June 1976, pp. 630-636.
- [14] Niermann, T., and Patel, J.H., "HITEC: a test generation package for sequential circuits", Design Automation. EDAC., Proceedings of the European Conference on, 1991, pp. 214 –218.
- [15] Rajska, J., "GEMINI-a logic system for fault diagnosis based on set functions" Fault-Tolerant Computing, 1988. FTCS-18, Digest of Papers., Eighteenth International Symposium on , 1988, pp. 292 –297.
- [16] Rajska, J., and Cox, H., "A Method to Calculate Necessary Assignments in Algorithm Test Pattern Generation", IEEE Proc. Int. Test Conf., 1990, pp. 25-34.
- [17] Rajska, J., and Cox, H., "On Necessary and Nonconflicting Assignments in Algorithmic Test Pattern Generation", IEEE Trans. On Computer, Vol. 13, No. 4, April 1994, pp. 515-530.
- [18] Robinson, M., and Rajska, J., "An algorithmic branch and bound method for PLA test pattern generation", Test Conference, 1988. Proceedings. New Frontiers in Testing, International, 1988, pp. 784 –795.
- [19] Roth, J. P., "Diagnosis of Automata Failure:A Calculus and a Method", IBM Journal of Research and Development, Vol. 10, July 1966, pp. 278-291.
- [20] Rudnick, E. M., "Simulation-Baesd Techniques for Sequential Circuit Testing", Ph.D. Thesis, Dept. of Electrical Engineering, Graduate College of the University of Illinois at Urbana-Chamoaign, 1994
- [21] Russel, G., and Kinniment, at al, "CAD for VLSI", Van Nostrand Reinhold (UK) Co. Ltd, 1985

- [22] Sang-In, A., "Novel Algorithms for Automatic Test Pattern Generation in Digital Circuits", Ph.D. Thesis, Dept. of Electrical Engineering, Imperial College of Science, Technology and Medicine, U. of London, May 1994
- [23] Schulz, M. H., Trischler, E., and Sarfert, T. M., "SOCRATES: A Highly Efficient Automatic Test Pattern Generation System", IEEE Trans. on CAD, Vol. 7, No. 7, Jan. 1988, pp. 126-137.
- [24] Wang, Francis C., "Digital Circuit Testing", Academic Press, Inc., 1991